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中 文 摘 要 
I 
中 文 摘 要 
高级加密标准（AES）和椭圆曲线密码学算法（ECC），作为当今主流的对



















用该模型对 AES 算法和 GF(2m)上的域运算进行软件实现和性能评估，实验结果
表明，该密码处理器能显著地提高目标密码算法的性能，对目标密码算法的实现
具有充分的灵活性； 后使用 Verilog 语言对处理器进行了寄存器传输级（RTL）
































As the main symmetric-key and public-key cryptography respectively, 
Advanced Encryption Standard (AES) and Elliptic Curve Cryptography (ECC) are 
exploited increasingly widely. The requirements of high performance，lower power 
consumption and high flexibility to implement AES and ECC is also increasing 
correspondingly, especially in embedded systems. The two kinds of conventional 
methods to implement cryptographic algorithms are software implementation on 
embedded microprocessor or DSPs, and hardware implementation using ASIC or IP 
cores. The software implementation cannot meet the performance requirements, 
while the hardware implementation reduce the flexibility. Therefore, this thesis 
exploit the Application Specific Instruction-set Processors (ASIPs) design 
methodology to explore the design of a cryptographic processor mainly targeting the 
algorithms of AES and ECC. 
This thesis analyzes and summarizes the design flow, design methodology and 
design space of ASIPs in industries and academies, presents a practical design flow 
and method. Basing on the proposed design flow and method, the research is carried 
out in there parts: ① We analyze and implement the AES and Elliptic Curve Digital 
Signature Algorithm (ECDSA) respectively. Both of them are implemented on 
embedded microprocessor, and the performance is evaluated. ② We present two 
strategies to accelerate the implementation of ECC on System on Programmable 
Chip (SOPC). Firstly, custom instructions are designed and its functional unit is 
implemented and integrated with the data path of Nios II processor. Secondly, The 
multiplication and division accelerators in GF(2m) are designed and integrated as 
slaves on Avalon on-chip-bus. The experiments show that both of these strategies 
can improve the performance obviously. ③ In this thesis, the emphasis and goal is 
to design a cryptographic processor which can accelerate the implementation of both 















and implements the proposed cryptographic processor CryptoPro. Firstly, the 
Instruction Set Architecture (ISA), pipeline, micro-architecture, and the detailed 
architecture of functional units of the cryptographic processor CryptoPro are 
proposed. Secondly, The proposed processor are modeled using SystemC, and 
evaluated basing on the software implementation of AES and field arithmetics in 
GF(2m) using the assemble language of CryptoPro. The experimental results 
demonstrate that the proposed CryptoPro can improve the performance of 
implementation of objective cryptographic algorithms remarkably while maintaining 
adequate flexibility. Finally, a prototype processor of CryptoPro is described with 
Verilog at Register Transfer Level (RTL), and implemented with FPGA and SMIC 
0.18um library respectively. 
Key Words: Application Specific Instruction-set Processor; Advanced 
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第一章  绪  论 
1 












在分组加密算法中，美国 1976 年发布的数据加密标准（DES）算法 为引
人瞩目，DES 也一度成为广大研究者和工程师研究与开发、分析和攻击的目标。
随着大量科研人员的开发、分析和改进工作的进行，DES 及其改进算法(如：3DES)




经过两轮的评估，于 2000 年 10 月 终选取了比利时的密码专家 Joan Daemen 和
























带来了新的生机。对于相同安全等级的 ECC 和 RSA，ECC 具有较短的密钥长度；
例如：163 比特密钥长度的 ECC 具有 1024 比特密钥长度的 RSA 算法相当的安




整性和消息认证。它的基本思想是把哈希函数值 h(x)看作消息 x 的摘要，或当作
x 的压缩代表图像[2]。数字签名算法中的签名产生和签名验证都需要使用安全哈
希算法（secure hash algorithm, SHA）。目前使用的安全哈希算法主要是 SHA-1
和 SHA-2[3]。 
表 1-1-1 表示了常用的分组密码算法、公钥密码算法和安全哈希算法的安全
等级[1, 3, 4, 5]，每一行表示同等安全等级。在对称密码中，AES 算法能够提供 128
比特、192 比特和 256 比特三个等级的安全性能。在公钥密码中，在提供相同的
安全等级前提下，ECC 的密钥长度远远小于 RSA 的密钥长度，可见使用 ECC 可
以减少运算复杂度、存储空间和传输带宽。随着应用对安全等级需求的不断增加，
AES 和 ECC 将会得到越来越广泛的应用。 
 






80 SKIPJACK 192 163 1024 SHA-1 
112 Triple-DES 224 233 2048 SHA-224 
128 AES-128 256 283 3072 SHA-256 
192 AES-192 384 409 7680 SHA-384 




















































































































进行了评估； 后探讨了 ECC 在可编程系统芯片(SOPC)上的实现问题，使用了
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